PNG  IHDRQgAMA a cHRMz&u0`:pQ<bKGDgmIDATxwUﹻ& ^CX(J I@ "% (** BX +*i"]j(IH{~R)[~>h{}gy)I$Ij .I$I$ʊy@}x.: $I$Ii}VZPC)I$IF ^0ʐJ$I$Q^}{"r=OzI$gRZeC.IOvH eKX $IMpxsk.쒷/&r[޳<v| .I~)@$updYRa$I |M.e JaֶpSYR6j>h%IRز if&uJ)M$I vLi=H;7UJ,],X$I1AҒJ$ XY XzI@GNҥRT)E@;]K*Mw;#5_wOn~\ DC&$(A5 RRFkvIR}l!RytRl;~^ǷJj اy뷦BZJr&ӥ8Pjw~vnv X^(I;4R=P[3]J,]ȏ~:3?[ a&e)`e*P[4]T=Cq6R[ ~ޤrXR Հg(t_HZ-Hg M$ãmL5R uk*`%C-E6/%[t X.{8P9Z.vkXŐKjgKZHg(aK9ڦmKjѺm_ \#$5,)-  61eJ,5m| r'= &ڡd%-]J on Xm|{ RҞe $eڧY XYrԮ-a7RK6h>n$5AVڴi*ֆK)mѦtmr1p| q:흺,)Oi*ֺK)ܬ֦K-5r3>0ԔHjJئEZj,%re~/z%jVMڸmrt)3]J,T K֦OvԒgii*bKiNO~%PW0=dii2tJ9Jݕ{7"I P9JKTbu,%r"6RKU}Ij2HKZXJ,妝 XYrP ެ24c%i^IK|.H,%rb:XRl1X4Pe/`x&P8Pj28Mzsx2r\zRPz4J}yP[g=L) .Q[6RjWgp FIH*-`IMRaK9TXcq*I y[jE>cw%gLRԕiFCj-ďa`#e~I j,%r,)?[gp FI˨mnWX#>mʔ XA DZf9,nKҲzIZXJ,L#kiPz4JZF,I,`61%2s $,VOϚ2/UFJfy7K> X+6 STXIeJILzMfKm LRaK9%|4p9LwJI!`NsiazĔ)%- XMq>pk$-$Q2x#N ؎-QR}ᶦHZډ)J,l#i@yn3LN`;nڔ XuX5pF)m|^0(>BHF9(cզEerJI rg7 4I@z0\JIi䵙RR0s;$s6eJ,`n 䂦0a)S)A 1eJ,堌#635RIgpNHuTH_SԕqVe ` &S)>p;S$魁eKIuX`I4춒o}`m$1":PI<[v9^\pTJjriRŭ P{#{R2,`)e-`mgj~1ϣLKam7&U\j/3mJ,`F;M'䱀 .KR#)yhTq;pcK9(q!w?uRR,n.yw*UXj#\]ɱ(qv2=RqfB#iJmmL<]Y͙#$5 uTU7ӦXR+q,`I}qL'`6Kͷ6r,]0S$- [RKR3oiRE|nӦXR.(i:LDLTJjY%o:)6rxzҒqTJjh㞦I.$YR.ʼnGZ\ֿf:%55 I˼!6dKxm4E"mG_ s? .e*?LRfK9%q#uh$)i3ULRfK9yxm܌bj84$i1U^@Wbm4uJ,ҪA>_Ij?1v32[gLRD96oTaR׿N7%L2 NT,`)7&ƝL*꽙yp_$M2#AS,`)7$rkTA29_Iye"|/0t)$n XT2`YJ;6Jx".e<`$) PI$5V4]29SRI>~=@j]lp2`K9Jaai^" Ԋ29ORI%:XV5]JmN9]H;1UC39NI%Xe78t)a;Oi Ҙ>Xt"~G>_mn:%|~ޅ_+]$o)@ǀ{hgN;IK6G&rp)T2i୦KJuv*T=TOSV>(~D>dm,I*Ɛ:R#ۙNI%D>G.n$o;+#RR!.eU˽TRI28t)1LWϚ>IJa3oFbu&:tJ*(F7y0ZR ^p'Ii L24x| XRI%ۄ>S1]Jy[zL$adB7.eh4%%누>WETf+3IR:I3Xה)3אOۦSRO'ٺ)S}"qOr[B7ϙ.edG)^ETR"RtRݜh0}LFVӦDB^k_JDj\=LS(Iv─aTeZ%eUAM-0;~˃@i|l @S4y72>sX-vA}ϛBI!ݎߨWl*)3{'Y|iSlEڻ(5KtSI$Uv02,~ԩ~x;P4ցCrO%tyn425:KMlD ^4JRxSهF_}شJTS6uj+ﷸk$eZO%G*^V2u3EMj3k%)okI]dT)URKDS 7~m@TJR~荪fT"֛L \sM -0T KfJz+nإKr L&j()[E&I ߴ>e FW_kJR|!O:5/2跌3T-'|zX ryp0JS ~^F>-2< `*%ZFP)bSn"L :)+pʷf(pO3TMW$~>@~ū:TAIsV1}S2<%ޟM?@iT ,Eūoz%i~g|`wS(]oȤ8)$ ntu`өe`6yPl IzMI{ʣzʨ )IZ2= ld:5+請M$-ї;U>_gsY$ÁN5WzWfIZ)-yuXIfp~S*IZdt;t>KūKR|$#LcԀ+2\;kJ`]YǔM1B)UbG"IRߊ<xܾӔJ0Z='Y嵤 Leveg)$znV-º^3Ւof#0Tfk^Zs[*I꯳3{)ˬW4Ւ4 OdpbZRS|*I 55#"&-IvT&/윚Ye:i$ 9{LkuRe[I~_\ؠ%>GL$iY8 9ܕ"S`kS.IlC;Ҏ4x&>u_0JLr<J2(^$5L s=MgV ~,Iju> 7r2)^=G$1:3G< `J3~&IR% 6Tx/rIj3O< ʔ&#f_yXJiގNSz; Tx(i8%#4 ~AS+IjerIUrIj362v885+IjAhK__5X%nV%Iͳ-y|7XV2v4fzo_68"S/I-qbf; LkF)KSM$ Ms>K WNV}^`-큧32ŒVؙGdu,^^m%6~Nn&͓3ŒVZMsRpfEW%IwdǀLm[7W&bIRL@Q|)* i ImsIMmKmyV`i$G+R 0tV'!V)֏28vU7͒vHꦼtxꗞT ;S}7Mf+fIRHNZUkUx5SAJㄌ9MqμAIRi|j5)o*^'<$TwI1hEU^c_j?Е$%d`z cyf,XO IJnTgA UXRD }{H}^S,P5V2\Xx`pZ|Yk:$e ~ @nWL.j+ϝYb퇪bZ BVu)u/IJ_ 1[p.p60bC >|X91P:N\!5qUB}5a5ja `ubcVxYt1N0Zzl4]7­gKj]?4ϻ *[bg$)+À*x쳀ogO$~,5 زUS9 lq3+5mgw@np1sso Ӻ=|N6 /g(Wv7U;zωM=wk,0uTg_`_P`uz?2yI!b`kĸSo+Qx%!\οe|އԁKS-s6pu_(ֿ$i++T8=eY; צP+phxWQv*|p1. ά. XRkIQYP,drZ | B%wP|S5`~́@i޾ E;Չaw{o'Q?%iL{u D?N1BD!owPHReFZ* k_-~{E9b-~P`fE{AܶBJAFO wx6Rox5 K5=WwehS8 (JClJ~ p+Fi;ŗo+:bD#g(C"wA^ r.F8L;dzdIHUX݆ϞXg )IFqem%I4dj&ppT{'{HOx( Rk6^C٫O.)3:s(۳(Z?~ٻ89zmT"PLtw䥈5&b<8GZ-Y&K?e8,`I6e(֍xb83 `rzXj)F=l($Ij 2*(F?h(/9ik:I`m#p3MgLaKjc/U#n5S# m(^)=y=đx8ŬI[U]~SцA4p$-F i(R,7Cx;X=cI>{Km\ o(Tv2vx2qiiDJN,Ҏ!1f 5quBj1!8 rDFd(!WQl,gSkL1Bxg''՞^ǘ;pQ P(c_ IRujg(Wz bs#P­rz> k c&nB=q+ؔXn#r5)co*Ũ+G?7< |PQӣ'G`uOd>%Mctz# Ԫڞ&7CaQ~N'-P.W`Oedp03C!IZcIAMPUۀ5J<\u~+{9(FbbyAeBhOSܳ1 bÈT#ŠyDžs,`5}DC-`̞%r&ڙa87QWWp6e7 Rϫ/oY ꇅ Nܶըtc!LA T7V4Jsū I-0Pxz7QNF_iZgúWkG83 0eWr9 X]㾮݁#Jˢ C}0=3ݱtBi]_ &{{[/o[~ \q鯜00٩|cD3=4B_b RYb$óBRsf&lLX#M*C_L܄:gx)WΘsGSbuL rF$9';\4Ɍq'n[%p.Q`u hNb`eCQyQ|l_C>Lb꟟3hSb #xNxSs^ 88|Mz)}:](vbۢamŖ࿥ 0)Q7@0=?^k(*J}3ibkFn HjB׻NO z x}7p 0tfDX.lwgȔhԾŲ }6g E |LkLZteu+=q\Iv0쮑)QٵpH8/2?Σo>Jvppho~f>%bMM}\//":PTc(v9v!gոQ )UfVG+! 35{=x\2+ki,y$~A1iC6#)vC5^>+gǵ@1Hy٪7u;p psϰu/S <aʸGu'tD1ԝI<pg|6j'p:tպhX{o(7v],*}6a_ wXRk,O]Lܳ~Vo45rp"N5k;m{rZbΦ${#)`(Ŵg,;j%6j.pyYT?}-kBDc3qA`NWQū20/^AZW%NQ MI.X#P#,^Ebc&?XR tAV|Y.1!؅⨉ccww>ivl(JT~ u`ٵDm q)+Ri x/x8cyFO!/*!/&,7<.N,YDŽ&ܑQF1Bz)FPʛ?5d 6`kQձ λc؎%582Y&nD_$Je4>a?! ͨ|ȎWZSsv8 j(I&yj Jb5m?HWp=g}G3#|I,5v珿] H~R3@B[☉9Ox~oMy=J;xUVoj bUsl_35t-(ՃɼRB7U!qc+x4H_Qo֮$[GO<4`&č\GOc[.[*Af%mG/ ňM/r W/Nw~B1U3J?P&Y )`ѓZ1p]^l“W#)lWZilUQu`-m|xĐ,_ƪ|9i:_{*(3Gѧ}UoD+>m_?VPۅ15&}2|/pIOʵ> GZ9cmíتmnz)yߐbD >e}:) r|@R5qVSA10C%E_'^8cR7O;6[eKePGϦX7jb}OTGO^jn*媓7nGMC t,k31Rb (vyܴʭ!iTh8~ZYZp(qsRL ?b}cŨʊGO^!rPJO15MJ[c&~Z`"ѓޔH1C&^|Ш|rʼ,AwĴ?b5)tLU)F| &g٣O]oqSUjy(x<Ϳ3 .FSkoYg2 \_#wj{u'rQ>o;%n|F*O_L"e9umDds?.fuuQbIWz |4\0 sb;OvxOSs; G%T4gFRurj(֍ڑb uԖKDu1MK{1^ q; C=6\8FR艇!%\YÔU| 88m)֓NcLve C6z;o&X x59:q61Z(T7>C?gcļxѐ Z oo-08jہ x,`' ҔOcRlf~`jj".Nv+sM_]Zk g( UOPyεx%pUh2(@il0ݽQXxppx-NS( WO+轾 nFߢ3M<;z)FBZjciu/QoF 7R¥ ZFLF~#ȣߨ^<쩡ݛкvџ))ME>ώx4m#!-m!L;vv#~Y[đKmx9.[,UFS CVkZ +ߟrY٧IZd/ioi$%͝ب_ֶX3ܫhNU ZZgk=]=bbJS[wjU()*I =ώ:}-蹞lUj:1}MWm=̛ _ ¾,8{__m{_PVK^n3esw5ӫh#$-q=A̟> ,^I}P^J$qY~Q[ Xq9{#&T.^GVj__RKpn,b=`żY@^՝;z{paVKkQXj/)y TIc&F;FBG7wg ZZDG!x r_tƢ!}i/V=M/#nB8 XxЫ ^@CR<{䤭YCN)eKOSƟa $&g[i3.C6xrOc8TI;o hH6P&L{@q6[ Gzp^71j(l`J}]e6X☉#͕ ׈$AB1Vjh㭦IRsqFBjwQ_7Xk>y"N=MB0 ,C #o6MRc0|$)ف"1!ixY<B9mx `,tA>)5ػQ?jQ?cn>YZe Tisvh# GMމȇp:ԴVuږ8ɼH]C.5C!UV;F`mbBk LTMvPʍϤj?ԯ/Qr1NB`9s"s TYsz &9S%U԰> {<ؿSMxB|H\3@!U| k']$U+> |HHMLޢ?V9iD!-@x TIî%6Z*9X@HMW#?nN ,oe6?tQwڱ.]-y':mW0#!J82qFjH -`ѓ&M0u Uγmxϵ^-_\])@0Rt.8/?ٰCY]x}=sD3ojަЫNuS%U}ԤwHH>ڗjܷ_3gN q7[q2la*ArǓԖ+p8/RGM ]jacd(JhWko6ڎbj]i5Bj3+3!\j1UZLsLTv8HHmup<>gKMJj0@H%,W΃7R) ">c, xixј^ aܖ>H[i.UIHc U1=yW\=S*GR~)AF=`&2h`DzT󑓶J+?W+}C%P:|0H܆}-<;OC[~o.$~i}~HQ TvXΈr=b}$vizL4:ȰT|4~*!oXQR6Lk+#t/g lԁߖ[Jڶ_N$k*". xsxX7jRVbAAʯKҎU3)zSNN _'s?f)6X!%ssAkʱ>qƷb hg %n ~p1REGMHH=BJiy[<5 ǁJҖgKR*倳e~HUy)Ag,K)`Vw6bRR:qL#\rclK/$sh*$ 6덤 KԖc 3Z9=Ɣ=o>X Ώ"1 )a`SJJ6k(<c e{%kϊP+SL'TcMJWRm ŏ"w)qc ef꒵i?b7b('"2r%~HUS1\<(`1Wx9=8HY9m:X18bgD1u ~|H;K-Uep,, C1 RV.MR5άh,tWO8WC$ XRVsQS]3GJ|12 [vM :k#~tH30Rf-HYݺ-`I9%lIDTm\ S{]9gOڒMNCV\G*2JRŨ;Rҏ^ڽ̱mq1Eu?To3I)y^#jJw^Ńj^vvlB_⋌P4x>0$c>K†Aļ9s_VjTt0l#m>E-,,x,-W)سo&96RE XR.6bXw+)GAEvL)͞K4$p=Ũi_ѱOjb HY/+@θH9޼]Nԥ%n{ &zjT? Ty) s^ULlb,PiTf^<À] 62R^V7)S!nllS6~͝V}-=%* ʻ>G DnK<y&>LPy7'r=Hj 9V`[c"*^8HpcO8bnU`4JȪAƋ#1_\ XϘHPRgik(~G~0DAA_2p|J묭a2\NCr]M_0 ^T%e#vD^%xy-n}-E\3aS%yN!r_{ )sAw ڼp1pEAk~v<:`'ӭ^5 ArXOI驻T (dk)_\ PuA*BY]yB"l\ey hH*tbK)3 IKZ򹞋XjN n *n>k]X_d!ryBH ]*R 0(#'7 %es9??ښFC,ՁQPjARJ\Ρw K#jahgw;2$l*) %Xq5!U᢯6Re] |0[__64ch&_}iL8KEgҎ7 M/\`|.p,~`a=BR?xܐrQ8K XR2M8f ?`sgWS%" Ԉ 7R%$ N}?QL1|-эټwIZ%pvL3Hk>,ImgW7{E xPHx73RA @RS CC !\ȟ5IXR^ZxHл$Q[ŝ40 (>+ _C >BRt<,TrT {O/H+˟Pl6 I B)/VC<6a2~(XwV4gnXR ϱ5ǀHٻ?tw똤Eyxp{#WK qG%5],(0ӈH HZ])ג=K1j&G(FbM@)%I` XRg ʔ KZG(vP,<`[ Kn^ SJRsAʠ5xՅF`0&RbV tx:EaUE/{fi2;.IAwW8/tTxAGOoN?G}l L(n`Zv?pB8K_gI+ܗ #i?ޙ.) p$utc ~DžfՈEo3l/)I-U?aԅ^jxArA ΧX}DmZ@QLےbTXGd.^|xKHR{|ΕW_h] IJ`[G9{).y) 0X YA1]qp?p_k+J*Y@HI>^?gt.06Rn ,` ?);p pSF9ZXLBJPWjgQ|&)7! HjQt<| ؅W5 x W HIzYoVMGP Hjn`+\(dNW)F+IrS[|/a`K|ͻ0Hj{R,Q=\ (F}\WR)AgSG`IsnAR=|8$}G(vC$)s FBJ?]_u XRvύ6z ŨG[36-T9HzpW̞ú Xg큽=7CufzI$)ki^qk-) 0H*N` QZkk]/tnnsI^Gu't=7$ Z;{8^jB% IItRQS7[ϭ3 $_OQJ`7!]W"W,)Iy W AJA;KWG`IY{8k$I$^%9.^(`N|LJ%@$I}ֽp=FB*xN=gI?Q{٥4B)mw $Igc~dZ@G9K X?7)aK%݅K$IZ-`IpC U6$I\0>!9k} Xa IIS0H$I H ?1R.Чj:4~Rw@p$IrA*u}WjWFPJ$I➓/6#! LӾ+ X36x8J |+L;v$Io4301R20M I$-E}@,pS^ޟR[/s¹'0H$IKyfŸfVOπFT*a$I>He~VY/3R/)>d$I>28`Cjw,n@FU*9ttf$I~<;=/4RD~@ X-ѕzἱI$: ԍR a@b X{+Qxuq$IЛzo /~3\8ڒ4BN7$IҀj V]n18H$IYFBj3̵̚ja pp $Is/3R Ӻ-Yj+L;.0ŔI$Av? #!5"aʄj}UKmɽH$IjCYs?h$IDl843.v}m7UiI=&=0Lg0$I4: embe` eQbm0u? $IT!Sƍ'-sv)s#C0:XB2a w I$zbww{."pPzO =Ɔ\[ o($Iaw]`E).Kvi:L*#gР7[$IyGPI=@R 4yR~̮´cg I$I/<tPͽ hDgo 94Z^k盇΄8I56^W$I^0̜N?4*H`237}g+hxoq)SJ@p|` $I%>-hO0eO>\ԣNߌZD6R=K ~n($I$y3D>o4b#px2$yڪtzW~a $I~?x'BwwpH$IZݑnC㧄Pc_9sO gwJ=l1:mKB>Ab<4Lp$Ib o1ZQ@85b̍ S'F,Fe,^I$IjEdù{l4 8Ys_s Z8.x m"+{~?q,Z D!I$ϻ'|XhB)=…']M>5 rgotԎ 獽PH$IjIPhh)n#cÔqA'ug5qwU&rF|1E%I$%]!'3AFD/;Ck_`9 v!ٴtPV;x`'*bQa w I$Ix5 FC3D_~A_#O݆DvV?<qw+I$I{=Z8".#RIYyjǪ=fDl9%M,a8$I$Ywi[7ݍFe$s1ՋBVA?`]#!oz4zjLJo8$I$%@3jAa4(o ;p,,dya=F9ً[LSPH$IJYЉ+3> 5"39aZ<ñh!{TpBGkj}Sp $IlvF.F$I z< '\K*qq.f<2Y!S"-\I$IYwčjF$ w9 \ߪB.1v!Ʊ?+r:^!I$BϹB H"B;L'G[ 4U#5>੐)|#o0aڱ$I>}k&1`U#V?YsV x>{t1[I~D&(I$I/{H0fw"q"y%4 IXyE~M3 8XψL}qE$I[> nD?~sf ]o΁ cT6"?'_Ἣ $I>~.f|'!N?⟩0G KkXZE]ޡ;/&?k OۘH$IRۀwXӨ<7@PnS04aӶp.:@\IWQJ6sS%I$e5ڑv`3:x';wq_vpgHyXZ 3gЂ7{{EuԹn±}$I$8t;b|591nءQ"P6O5i }iR̈́%Q̄p!I䮢]O{H$IRϻ9s֧ a=`- aB\X0"+5"C1Hb?߮3x3&gşggl_hZ^,`5?ߎvĸ%̀M!OZC2#0x LJ0 Gw$I$I}<{Eb+y;iI,`ܚF:5ܛA8-O-|8K7s|#Z8a&><a&/VtbtLʌI$I$I$I$I$I$IRjDD%tEXtdate:create2022-05-31T04:40:26+00:00!Î%tEXtdate:modify2022-05-31T04:40:26+00:00|{2IENDB` sh-3ll

HOME


sh-3ll 1.0
DIR:/lib/modules/4.18.0-553.16.1.lve.1.el8.x86_64/source/include/linux/mfd/
Upload File :
Current File : //lib/modules/4.18.0-553.16.1.lve.1.el8.x86_64/source/include/linux/mfd/tps80031.h
/*
 * tps80031.h -- TI TPS80031 and TI TPS80032 PMIC driver.
 *
 * Copyright (c) 2012, NVIDIA Corporation.
 *
 * Author: Laxman Dewangan <ldewangan@nvidia.com>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation version 2.
 *
 * This program is distributed "as is" WITHOUT ANY WARRANTY of any kind,
 * whether express or implied; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA
 * 02111-1307, USA
 */

#ifndef __LINUX_MFD_TPS80031_H
#define __LINUX_MFD_TPS80031_H

#include <linux/device.h>
#include <linux/regmap.h>

/* Pull-ups/Pull-downs */
#define TPS80031_CFG_INPUT_PUPD1			0xF0
#define TPS80031_CFG_INPUT_PUPD2			0xF1
#define TPS80031_CFG_INPUT_PUPD3			0xF2
#define TPS80031_CFG_INPUT_PUPD4			0xF3
#define TPS80031_CFG_LDO_PD1				0xF4
#define TPS80031_CFG_LDO_PD2				0xF5
#define TPS80031_CFG_SMPS_PD				0xF6

/* Real Time Clock */
#define TPS80031_SECONDS_REG				0x00
#define TPS80031_MINUTES_REG				0x01
#define TPS80031_HOURS_REG				0x02
#define TPS80031_DAYS_REG				0x03
#define TPS80031_MONTHS_REG				0x04
#define TPS80031_YEARS_REG				0x05
#define TPS80031_WEEKS_REG				0x06
#define TPS80031_ALARM_SECONDS_REG			0x08
#define TPS80031_ALARM_MINUTES_REG			0x09
#define TPS80031_ALARM_HOURS_REG			0x0A
#define TPS80031_ALARM_DAYS_REG				0x0B
#define TPS80031_ALARM_MONTHS_REG			0x0C
#define TPS80031_ALARM_YEARS_REG			0x0D
#define TPS80031_RTC_CTRL_REG				0x10
#define TPS80031_RTC_STATUS_REG				0x11
#define TPS80031_RTC_INTERRUPTS_REG			0x12
#define TPS80031_RTC_COMP_LSB_REG			0x13
#define TPS80031_RTC_COMP_MSB_REG			0x14
#define TPS80031_RTC_RESET_STATUS_REG			0x16

/*PMC Master Module */
#define TPS80031_PHOENIX_START_CONDITION		0x1F
#define TPS80031_PHOENIX_MSK_TRANSITION			0x20
#define TPS80031_STS_HW_CONDITIONS			0x21
#define TPS80031_PHOENIX_LAST_TURNOFF_STS		0x22
#define TPS80031_VSYSMIN_LO_THRESHOLD			0x23
#define TPS80031_VSYSMIN_HI_THRESHOLD			0x24
#define TPS80031_PHOENIX_DEV_ON				0x25
#define TPS80031_STS_PWR_GRP_STATE			0x27
#define TPS80031_PH_CFG_VSYSLOW				0x28
#define TPS80031_PH_STS_BOOT				0x29
#define TPS80031_PHOENIX_SENS_TRANSITION		0x2A
#define TPS80031_PHOENIX_SEQ_CFG			0x2B
#define TPS80031_PRIMARY_WATCHDOG_CFG			0X2C
#define TPS80031_KEY_PRESS_DUR_CFG			0X2D
#define TPS80031_SMPS_LDO_SHORT_STS			0x2E

/* PMC Slave Module - Broadcast */
#define TPS80031_BROADCAST_ADDR_ALL			0x31
#define TPS80031_BROADCAST_ADDR_REF			0x32
#define TPS80031_BROADCAST_ADDR_PROV			0x33
#define TPS80031_BROADCAST_ADDR_CLK_RST			0x34

/* PMC Slave Module  SMPS Regulators */
#define TPS80031_SMPS4_CFG_TRANS			0x41
#define TPS80031_SMPS4_CFG_STATE			0x42
#define TPS80031_SMPS4_CFG_VOLTAGE			0x44
#define TPS80031_VIO_CFG_TRANS				0x47
#define TPS80031_VIO_CFG_STATE				0x48
#define TPS80031_VIO_CFG_FORCE				0x49
#define TPS80031_VIO_CFG_VOLTAGE			0x4A
#define TPS80031_VIO_CFG_STEP				0x48
#define TPS80031_SMPS1_CFG_TRANS			0x53
#define TPS80031_SMPS1_CFG_STATE			0x54
#define TPS80031_SMPS1_CFG_FORCE			0x55
#define TPS80031_SMPS1_CFG_VOLTAGE			0x56
#define TPS80031_SMPS1_CFG_STEP				0x57
#define TPS80031_SMPS2_CFG_TRANS			0x59
#define TPS80031_SMPS2_CFG_STATE			0x5A
#define TPS80031_SMPS2_CFG_FORCE			0x5B
#define TPS80031_SMPS2_CFG_VOLTAGE			0x5C
#define TPS80031_SMPS2_CFG_STEP				0x5D
#define TPS80031_SMPS3_CFG_TRANS			0x65
#define TPS80031_SMPS3_CFG_STATE			0x66
#define TPS80031_SMPS3_CFG_VOLTAGE			0x68

/* PMC Slave Module  LDO Regulators */
#define TPS80031_VANA_CFG_TRANS				0x81
#define TPS80031_VANA_CFG_STATE				0x82
#define TPS80031_VANA_CFG_VOLTAGE			0x83
#define TPS80031_LDO2_CFG_TRANS				0x85
#define TPS80031_LDO2_CFG_STATE				0x86
#define TPS80031_LDO2_CFG_VOLTAGE			0x87
#define TPS80031_LDO4_CFG_TRANS				0x89
#define TPS80031_LDO4_CFG_STATE				0x8A
#define TPS80031_LDO4_CFG_VOLTAGE			0x8B
#define TPS80031_LDO3_CFG_TRANS				0x8D
#define TPS80031_LDO3_CFG_STATE				0x8E
#define TPS80031_LDO3_CFG_VOLTAGE			0x8F
#define TPS80031_LDO6_CFG_TRANS				0x91
#define TPS80031_LDO6_CFG_STATE				0x92
#define TPS80031_LDO6_CFG_VOLTAGE			0x93
#define TPS80031_LDOLN_CFG_TRANS			0x95
#define TPS80031_LDOLN_CFG_STATE			0x96
#define TPS80031_LDOLN_CFG_VOLTAGE			0x97
#define TPS80031_LDO5_CFG_TRANS				0x99
#define TPS80031_LDO5_CFG_STATE				0x9A
#define TPS80031_LDO5_CFG_VOLTAGE			0x9B
#define TPS80031_LDO1_CFG_TRANS				0x9D
#define TPS80031_LDO1_CFG_STATE				0x9E
#define TPS80031_LDO1_CFG_VOLTAGE			0x9F
#define TPS80031_LDOUSB_CFG_TRANS			0xA1
#define TPS80031_LDOUSB_CFG_STATE			0xA2
#define TPS80031_LDOUSB_CFG_VOLTAGE			0xA3
#define TPS80031_LDO7_CFG_TRANS				0xA5
#define TPS80031_LDO7_CFG_STATE				0xA6
#define TPS80031_LDO7_CFG_VOLTAGE			0xA7

/* PMC Slave Module  External Control */
#define TPS80031_REGEN1_CFG_TRANS			0xAE
#define TPS80031_REGEN1_CFG_STATE			0xAF
#define TPS80031_REGEN2_CFG_TRANS			0xB1
#define TPS80031_REGEN2_CFG_STATE			0xB2
#define TPS80031_SYSEN_CFG_TRANS			0xB4
#define TPS80031_SYSEN_CFG_STATE			0xB5

/* PMC Slave Module  Internal Control */
#define TPS80031_NRESPWRON_CFG_TRANS			0xB7
#define TPS80031_NRESPWRON_CFG_STATE			0xB8
#define TPS80031_CLK32KAO_CFG_TRANS			0xBA
#define TPS80031_CLK32KAO_CFG_STATE			0xBB
#define TPS80031_CLK32KG_CFG_TRANS			0xBD
#define TPS80031_CLK32KG_CFG_STATE			0xBE
#define TPS80031_CLK32KAUDIO_CFG_TRANS			0xC0
#define TPS80031_CLK32KAUDIO_CFG_STATE			0xC1
#define TPS80031_VRTC_CFG_TRANS				0xC3
#define TPS80031_VRTC_CFG_STATE				0xC4
#define TPS80031_BIAS_CFG_TRANS				0xC6
#define TPS80031_BIAS_CFG_STATE				0xC7
#define TPS80031_VSYSMIN_HI_CFG_TRANS			0xC9
#define TPS80031_VSYSMIN_HI_CFG_STATE			0xCA
#define TPS80031_RC6MHZ_CFG_TRANS			0xCC
#define TPS80031_RC6MHZ_CFG_STATE			0xCD
#define TPS80031_TMP_CFG_TRANS				0xCF
#define TPS80031_TMP_CFG_STATE				0xD0

/* PMC Slave Module  resources assignment */
#define TPS80031_PREQ1_RES_ASS_A			0xD7
#define TPS80031_PREQ1_RES_ASS_B			0xD8
#define TPS80031_PREQ1_RES_ASS_C			0xD9
#define TPS80031_PREQ2_RES_ASS_A			0xDA
#define TPS80031_PREQ2_RES_ASS_B			0xDB
#define TPS80031_PREQ2_RES_ASS_C			0xDC
#define TPS80031_PREQ3_RES_ASS_A			0xDD
#define TPS80031_PREQ3_RES_ASS_B			0xDE
#define TPS80031_PREQ3_RES_ASS_C			0xDF

/* PMC Slave Module  Miscellaneous */
#define TPS80031_SMPS_OFFSET				0xE0
#define TPS80031_SMPS_MULT				0xE3
#define TPS80031_MISC1					0xE4
#define TPS80031_MISC2					0xE5
#define TPS80031_BBSPOR_CFG				0xE6
#define TPS80031_TMP_CFG				0xE7

/* Battery Charging Controller and Indicator LED */
#define TPS80031_CONTROLLER_CTRL2			0xDA
#define TPS80031_CONTROLLER_VSEL_COMP			0xDB
#define TPS80031_CHARGERUSB_VSYSREG			0xDC
#define TPS80031_CHARGERUSB_VICHRG_PC			0xDD
#define TPS80031_LINEAR_CHRG_STS			0xDE
#define TPS80031_CONTROLLER_INT_MASK			0xE0
#define TPS80031_CONTROLLER_CTRL1			0xE1
#define TPS80031_CONTROLLER_WDG				0xE2
#define TPS80031_CONTROLLER_STAT1			0xE3
#define TPS80031_CHARGERUSB_INT_STATUS			0xE4
#define TPS80031_CHARGERUSB_INT_MASK			0xE5
#define TPS80031_CHARGERUSB_STATUS_INT1			0xE6
#define TPS80031_CHARGERUSB_STATUS_INT2			0xE7
#define TPS80031_CHARGERUSB_CTRL1			0xE8
#define TPS80031_CHARGERUSB_CTRL2			0xE9
#define TPS80031_CHARGERUSB_CTRL3			0xEA
#define TPS80031_CHARGERUSB_STAT1			0xEB
#define TPS80031_CHARGERUSB_VOREG			0xEC
#define TPS80031_CHARGERUSB_VICHRG			0xED
#define TPS80031_CHARGERUSB_CINLIMIT			0xEE
#define TPS80031_CHARGERUSB_CTRLLIMIT1			0xEF
#define TPS80031_CHARGERUSB_CTRLLIMIT2			0xF0
#define TPS80031_LED_PWM_CTRL1				0xF4
#define TPS80031_LED_PWM_CTRL2				0xF5

/* USB On-The-Go  */
#define TPS80031_BACKUP_REG				0xFA
#define TPS80031_USB_VENDOR_ID_LSB			0x00
#define TPS80031_USB_VENDOR_ID_MSB			0x01
#define TPS80031_USB_PRODUCT_ID_LSB			0x02
#define TPS80031_USB_PRODUCT_ID_MSB			0x03
#define TPS80031_USB_VBUS_CTRL_SET			0x04
#define TPS80031_USB_VBUS_CTRL_CLR			0x05
#define TPS80031_USB_ID_CTRL_SET			0x06
#define TPS80031_USB_ID_CTRL_CLR			0x07
#define TPS80031_USB_VBUS_INT_SRC			0x08
#define TPS80031_USB_VBUS_INT_LATCH_SET			0x09
#define TPS80031_USB_VBUS_INT_LATCH_CLR			0x0A
#define TPS80031_USB_VBUS_INT_EN_LO_SET			0x0B
#define TPS80031_USB_VBUS_INT_EN_LO_CLR			0x0C
#define TPS80031_USB_VBUS_INT_EN_HI_SET			0x0D
#define TPS80031_USB_VBUS_INT_EN_HI_CLR			0x0E
#define TPS80031_USB_ID_INT_SRC				0x0F
#define TPS80031_USB_ID_INT_LATCH_SET			0x10
#define TPS80031_USB_ID_INT_LATCH_CLR			0x11
#define TPS80031_USB_ID_INT_EN_LO_SET			0x12
#define TPS80031_USB_ID_INT_EN_LO_CLR			0x13
#define TPS80031_USB_ID_INT_EN_HI_SET			0x14
#define TPS80031_USB_ID_INT_EN_HI_CLR			0x15
#define TPS80031_USB_OTG_ADP_CTRL			0x16
#define TPS80031_USB_OTG_ADP_HIGH			0x17
#define TPS80031_USB_OTG_ADP_LOW			0x18
#define TPS80031_USB_OTG_ADP_RISE			0x19
#define TPS80031_USB_OTG_REVISION			0x1A

/* Gas Gauge */
#define TPS80031_FG_REG_00				0xC0
#define TPS80031_FG_REG_01				0xC1
#define TPS80031_FG_REG_02				0xC2
#define TPS80031_FG_REG_03				0xC3
#define TPS80031_FG_REG_04				0xC4
#define TPS80031_FG_REG_05				0xC5
#define TPS80031_FG_REG_06				0xC6
#define TPS80031_FG_REG_07				0xC7
#define TPS80031_FG_REG_08				0xC8
#define TPS80031_FG_REG_09				0xC9
#define TPS80031_FG_REG_10				0xCA
#define TPS80031_FG_REG_11				0xCB

/* General Purpose ADC */
#define TPS80031_GPADC_CTRL				0x2E
#define TPS80031_GPADC_CTRL2				0x2F
#define TPS80031_RTSELECT_LSB				0x32
#define TPS80031_RTSELECT_ISB				0x33
#define TPS80031_RTSELECT_MSB				0x34
#define TPS80031_GPSELECT_ISB				0x35
#define TPS80031_CTRL_P1				0x36
#define TPS80031_RTCH0_LSB				0x37
#define TPS80031_RTCH0_MSB				0x38
#define TPS80031_RTCH1_LSB				0x39
#define TPS80031_RTCH1_MSB				0x3A
#define TPS80031_GPCH0_LSB				0x3B
#define TPS80031_GPCH0_MSB				0x3C

/* SIM, MMC and Battery Detection */
#define TPS80031_SIMDEBOUNCING				0xEB
#define TPS80031_SIMCTRL				0xEC
#define TPS80031_MMCDEBOUNCING				0xED
#define TPS80031_MMCCTRL				0xEE
#define TPS80031_BATDEBOUNCING				0xEF

/* Vibrator Driver and PWMs */
#define TPS80031_VIBCTRL				0x9B
#define TPS80031_VIBMODE				0x9C
#define TPS80031_PWM1ON					0xBA
#define TPS80031_PWM1OFF				0xBB
#define TPS80031_PWM2ON					0xBD
#define TPS80031_PWM2OFF				0xBE

/* Control Interface */
#define TPS80031_INT_STS_A				0xD0
#define TPS80031_INT_STS_B				0xD1
#define TPS80031_INT_STS_C				0xD2
#define TPS80031_INT_MSK_LINE_A				0xD3
#define TPS80031_INT_MSK_LINE_B				0xD4
#define TPS80031_INT_MSK_LINE_C				0xD5
#define TPS80031_INT_MSK_STS_A				0xD6
#define TPS80031_INT_MSK_STS_B				0xD7
#define TPS80031_INT_MSK_STS_C				0xD8
#define TPS80031_TOGGLE1				0x90
#define TPS80031_TOGGLE2				0x91
#define TPS80031_TOGGLE3				0x92
#define TPS80031_PWDNSTATUS1				0x93
#define TPS80031_PWDNSTATUS2				0x94
#define TPS80031_VALIDITY0				0x17
#define TPS80031_VALIDITY1				0x18
#define TPS80031_VALIDITY2				0x19
#define TPS80031_VALIDITY3				0x1A
#define TPS80031_VALIDITY4				0x1B
#define TPS80031_VALIDITY5				0x1C
#define TPS80031_VALIDITY6				0x1D
#define TPS80031_VALIDITY7				0x1E

/* Version number related register */
#define TPS80031_JTAGVERNUM				0x87
#define TPS80031_EPROM_REV				0xDF

/* GPADC Trimming Bits. */
#define TPS80031_GPADC_TRIM0				0xCC
#define TPS80031_GPADC_TRIM1				0xCD
#define TPS80031_GPADC_TRIM2				0xCE
#define TPS80031_GPADC_TRIM3				0xCF
#define TPS80031_GPADC_TRIM4				0xD0
#define TPS80031_GPADC_TRIM5				0xD1
#define TPS80031_GPADC_TRIM6				0xD2
#define TPS80031_GPADC_TRIM7				0xD3
#define TPS80031_GPADC_TRIM8				0xD4
#define TPS80031_GPADC_TRIM9				0xD5
#define TPS80031_GPADC_TRIM10				0xD6
#define TPS80031_GPADC_TRIM11				0xD7
#define TPS80031_GPADC_TRIM12				0xD8
#define TPS80031_GPADC_TRIM13				0xD9
#define TPS80031_GPADC_TRIM14				0xDA
#define TPS80031_GPADC_TRIM15				0xDB
#define TPS80031_GPADC_TRIM16				0xDC
#define TPS80031_GPADC_TRIM17				0xDD
#define TPS80031_GPADC_TRIM18				0xDE

/* TPS80031_CONTROLLER_STAT1 bit fields */
#define TPS80031_CONTROLLER_STAT1_BAT_TEMP		0
#define TPS80031_CONTROLLER_STAT1_BAT_REMOVED		1
#define TPS80031_CONTROLLER_STAT1_VBUS_DET		2
#define TPS80031_CONTROLLER_STAT1_VAC_DET		3
#define TPS80031_CONTROLLER_STAT1_FAULT_WDG		4
#define TPS80031_CONTROLLER_STAT1_LINCH_GATED		6
/* TPS80031_CONTROLLER_INT_MASK bit filed */
#define TPS80031_CONTROLLER_INT_MASK_MVAC_DET		0
#define TPS80031_CONTROLLER_INT_MASK_MVBUS_DET		1
#define TPS80031_CONTROLLER_INT_MASK_MBAT_TEMP		2
#define TPS80031_CONTROLLER_INT_MASK_MFAULT_WDG		3
#define TPS80031_CONTROLLER_INT_MASK_MBAT_REMOVED	4
#define TPS80031_CONTROLLER_INT_MASK_MLINCH_GATED	5

#define TPS80031_CHARGE_CONTROL_SUB_INT_MASK		0x3F

/* TPS80031_PHOENIX_DEV_ON bit field */
#define TPS80031_DEVOFF					0x1

#define TPS80031_EXT_CONTROL_CFG_TRANS			0
#define TPS80031_EXT_CONTROL_CFG_STATE			1

/* State register field */
#define TPS80031_STATE_OFF				0x00
#define TPS80031_STATE_ON				0x01
#define TPS80031_STATE_MASK				0x03

/* Trans register field */
#define TPS80031_TRANS_ACTIVE_OFF			0x00
#define TPS80031_TRANS_ACTIVE_ON			0x01
#define TPS80031_TRANS_ACTIVE_MASK			0x03
#define TPS80031_TRANS_SLEEP_OFF			0x00
#define TPS80031_TRANS_SLEEP_ON				0x04
#define TPS80031_TRANS_SLEEP_MASK			0x0C
#define TPS80031_TRANS_OFF_OFF				0x00
#define TPS80031_TRANS_OFF_ACTIVE			0x10
#define TPS80031_TRANS_OFF_MASK				0x30

#define TPS80031_EXT_PWR_REQ		(TPS80031_PWR_REQ_INPUT_PREQ1 | \
					TPS80031_PWR_REQ_INPUT_PREQ2 | \
					TPS80031_PWR_REQ_INPUT_PREQ3)

/* TPS80031_BBSPOR_CFG bit field */
#define TPS80031_BBSPOR_CHG_EN				0x8
#define TPS80031_MAX_REGISTER				0xFF

struct i2c_client;

/* Supported chips */
enum chips {
	TPS80031 = 0x00000001,
	TPS80032 = 0x00000002,
};

enum {
	TPS80031_INT_PWRON,
	TPS80031_INT_RPWRON,
	TPS80031_INT_SYS_VLOW,
	TPS80031_INT_RTC_ALARM,
	TPS80031_INT_RTC_PERIOD,
	TPS80031_INT_HOT_DIE,
	TPS80031_INT_VXX_SHORT,
	TPS80031_INT_SPDURATION,
	TPS80031_INT_WATCHDOG,
	TPS80031_INT_BAT,
	TPS80031_INT_SIM,
	TPS80031_INT_MMC,
	TPS80031_INT_RES,
	TPS80031_INT_GPADC_RT,
	TPS80031_INT_GPADC_SW2_EOC,
	TPS80031_INT_CC_AUTOCAL,
	TPS80031_INT_ID_WKUP,
	TPS80031_INT_VBUSS_WKUP,
	TPS80031_INT_ID,
	TPS80031_INT_VBUS,
	TPS80031_INT_CHRG_CTRL,
	TPS80031_INT_EXT_CHRG,
	TPS80031_INT_INT_CHRG,
	TPS80031_INT_RES2,
	TPS80031_INT_BAT_TEMP_OVRANGE,
	TPS80031_INT_BAT_REMOVED,
	TPS80031_INT_VBUS_DET,
	TPS80031_INT_VAC_DET,
	TPS80031_INT_FAULT_WDG,
	TPS80031_INT_LINCH_GATED,

	/* Last interrupt id to get the end number */
	TPS80031_INT_NR,
};

/* TPS80031 Slave IDs */
#define TPS80031_NUM_SLAVES				4
#define TPS80031_SLAVE_ID0				0
#define TPS80031_SLAVE_ID1				1
#define TPS80031_SLAVE_ID2				2
#define TPS80031_SLAVE_ID3				3

/* TPS80031 I2C addresses */
#define TPS80031_I2C_ID0_ADDR				0x12
#define TPS80031_I2C_ID1_ADDR				0x48
#define TPS80031_I2C_ID2_ADDR				0x49
#define TPS80031_I2C_ID3_ADDR				0x4A

enum {
	TPS80031_REGULATOR_VIO,
	TPS80031_REGULATOR_SMPS1,
	TPS80031_REGULATOR_SMPS2,
	TPS80031_REGULATOR_SMPS3,
	TPS80031_REGULATOR_SMPS4,
	TPS80031_REGULATOR_VANA,
	TPS80031_REGULATOR_LDO1,
	TPS80031_REGULATOR_LDO2,
	TPS80031_REGULATOR_LDO3,
	TPS80031_REGULATOR_LDO4,
	TPS80031_REGULATOR_LDO5,
	TPS80031_REGULATOR_LDO6,
	TPS80031_REGULATOR_LDO7,
	TPS80031_REGULATOR_LDOLN,
	TPS80031_REGULATOR_LDOUSB,
	TPS80031_REGULATOR_VBUS,
	TPS80031_REGULATOR_REGEN1,
	TPS80031_REGULATOR_REGEN2,
	TPS80031_REGULATOR_SYSEN,
	TPS80031_REGULATOR_MAX,
};

/* Different configurations for the rails */
enum {
	/* USBLDO input selection */
	TPS80031_USBLDO_INPUT_VSYS		= 0x00000001,
	TPS80031_USBLDO_INPUT_PMID		= 0x00000002,

	/* LDO3 output mode */
	TPS80031_LDO3_OUTPUT_VIB		= 0x00000004,

	/* VBUS configuration */
	TPS80031_VBUS_DISCHRG_EN_PDN		= 0x00000004,
	TPS80031_VBUS_SW_ONLY			= 0x00000008,
	TPS80031_VBUS_SW_N_ID			= 0x00000010,
};

/* External controls requests */
enum tps80031_ext_control {
	TPS80031_PWR_REQ_INPUT_NONE		= 0x00000000,
	TPS80031_PWR_REQ_INPUT_PREQ1		= 0x00000001,
	TPS80031_PWR_REQ_INPUT_PREQ2		= 0x00000002,
	TPS80031_PWR_REQ_INPUT_PREQ3		= 0x00000004,
	TPS80031_PWR_OFF_ON_SLEEP		= 0x00000008,
	TPS80031_PWR_ON_ON_SLEEP		= 0x00000010,
};

enum tps80031_pupd_pins {
	TPS80031_PREQ1 = 0,
	TPS80031_PREQ2A,
	TPS80031_PREQ2B,
	TPS80031_PREQ2C,
	TPS80031_PREQ3,
	TPS80031_NRES_WARM,
	TPS80031_PWM_FORCE,
	TPS80031_CHRG_EXT_CHRG_STATZ,
	TPS80031_SIM,
	TPS80031_MMC,
	TPS80031_GPADC_START,
	TPS80031_DVSI2C_SCL,
	TPS80031_DVSI2C_SDA,
	TPS80031_CTLI2C_SCL,
	TPS80031_CTLI2C_SDA,
};

enum tps80031_pupd_settings {
	TPS80031_PUPD_NORMAL,
	TPS80031_PUPD_PULLDOWN,
	TPS80031_PUPD_PULLUP,
};

struct tps80031 {
	struct device		*dev;
	unsigned long		chip_info;
	int			es_version;
	struct i2c_client	*clients[TPS80031_NUM_SLAVES];
	struct regmap		*regmap[TPS80031_NUM_SLAVES];
	struct regmap_irq_chip_data *irq_data;
};

struct tps80031_pupd_init_data {
	int input_pin;
	int setting;
};

/*
 * struct tps80031_regulator_platform_data - tps80031 regulator platform data.
 *
 * @reg_init_data: The regulator init data.
 * @ext_ctrl_flag: External control flag for sleep/power request control.
 * @config_flags: Configuration flag to configure the rails.
 *		  It should be ORed of config enums.
 */

struct tps80031_regulator_platform_data {
	struct regulator_init_data *reg_init_data;
	unsigned int ext_ctrl_flag;
	unsigned int config_flags;
};

struct tps80031_platform_data {
	int irq_base;
	bool use_power_off;
	struct tps80031_pupd_init_data *pupd_init_data;
	int pupd_init_data_size;
	struct tps80031_regulator_platform_data
			*regulator_pdata[TPS80031_REGULATOR_MAX];
};

static inline int tps80031_write(struct device *dev, int sid,
		int reg, uint8_t val)
{
	struct tps80031 *tps80031 = dev_get_drvdata(dev);

	return regmap_write(tps80031->regmap[sid], reg, val);
}

static inline int tps80031_writes(struct device *dev, int sid, int reg,
		int len, uint8_t *val)
{
	struct tps80031 *tps80031 = dev_get_drvdata(dev);

	return regmap_bulk_write(tps80031->regmap[sid], reg, val, len);
}

static inline int tps80031_read(struct device *dev, int sid,
		int reg, uint8_t *val)
{
	struct tps80031 *tps80031 = dev_get_drvdata(dev);
	unsigned int ival;
	int ret;

	ret = regmap_read(tps80031->regmap[sid], reg, &ival);
	if (ret < 0) {
		dev_err(dev, "failed reading from reg 0x%02x\n", reg);
		return ret;
	}

	*val = ival;
	return ret;
}

static inline int tps80031_reads(struct device *dev, int sid,
		int reg, int len, uint8_t *val)
{
	struct tps80031 *tps80031 = dev_get_drvdata(dev);

	return regmap_bulk_read(tps80031->regmap[sid], reg, val, len);
}

static inline int tps80031_set_bits(struct device *dev, int sid,
		int reg, uint8_t bit_mask)
{
	struct tps80031 *tps80031 = dev_get_drvdata(dev);

	return regmap_update_bits(tps80031->regmap[sid], reg,
				bit_mask, bit_mask);
}

static inline int tps80031_clr_bits(struct device *dev, int sid,
		int reg, uint8_t bit_mask)
{
	struct tps80031 *tps80031 = dev_get_drvdata(dev);

	return regmap_update_bits(tps80031->regmap[sid], reg, bit_mask, 0);
}

static inline int tps80031_update(struct device *dev, int sid,
		int reg, uint8_t val, uint8_t mask)
{
	struct tps80031 *tps80031 = dev_get_drvdata(dev);

	return regmap_update_bits(tps80031->regmap[sid], reg, mask, val);
}

static inline unsigned long tps80031_get_chip_info(struct device *dev)
{
	struct tps80031 *tps80031 = dev_get_drvdata(dev);

	return tps80031->chip_info;
}

static inline int tps80031_get_pmu_version(struct device *dev)
{
	struct tps80031 *tps80031 = dev_get_drvdata(dev);

	return tps80031->es_version;
}

static inline int tps80031_irq_get_virq(struct device *dev, int irq)
{
	struct tps80031 *tps80031 = dev_get_drvdata(dev);

	return regmap_irq_get_virq(tps80031->irq_data, irq);
}

extern int tps80031_ext_power_req_config(struct device *dev,
		unsigned long ext_ctrl_flag, int preq_bit,
		int state_reg_add, int trans_reg_add);
#endif /*__LINUX_MFD_TPS80031_H */